Electrical Rule Check
KS7G0W760JYWBNW954QD
Physical verification is a process whereby an integrated circuit layout design is verified via EDA software tools to ensure correct electrical and logical functionality and manufacturability. Verification involves design rule check (DRC), layout versus schematic (LVS), XOR, antenna checks and electrical rule check (ERC).
Read more on WikipediaHave feedback on this skill? Let us know.